



# SPC58NN84 DSPI example

## Quick Guide

# Table of Contents

<b>1. Terms &amp; Abbreviations</b>	1
<b>2. Introduction</b>	2
2.1. Prerequisites	2
2.2. HW resources	2
<b>3. Example overview</b>	3
3.1. System Description	3
3.2. Application Flow	4
3.3. Interrupt Handling	4
3.4. DSPI module configuration	5
<b>4. Example Import &amp; Build</b>	7
<b>Appendix A: Document References</b>	8
<b>Appendix B: Release Notes</b>	9

# 1. Terms & Abbreviations

DSPI

Deserial Serial Peripheral Interface.

PIT

Periodic Interrupt Timer

IOP

I/O processor

BSP

Board Startup Package

GPIO

General Purpose Input Output

crt0

'C' run-time environment initialization code

HAL

Hardware Abstraction Layer

EVB

Evaluation Board

NC

Not Configured

uC

Microcontroller

ISR

Interrupt Service Routine

## 2. Introduction

This example is a small functional project designed to simplify an evaluation phase of the certain peripheral on the microcontroller. It is built on the c-startup example providing necessary low-level functions like a startup code, a minimalistic hardware abstraction or predefined memory partitioning. On top of this low-level implementation, it provides the peripheral example code running on single core.

### 2.1. Prerequisites

- SPC58NN84 device
- An evaluation board (SPC57xxMB + SPC58xxADPT292S)
- HighTec Development Suite, version: 4.9.3.0

### 2.2. HW resources

Hardware resources used by this example:

HW unit	channel / output pin	function
DSPI_0 SCK	PD[4]	Core [2] DSPI 0 Serial Clock
DSPI_0 SIN	PD[5]	Core [2] DSPI 0 Serial Data Input
DSPI_0 SOUT	PE[9]	Core [2] DSPI 0 Serial Data Output
DSPI_0 CS[0]	PE[5]	Core [2] DSPI 0 Chip Select 0
default resources from the c-startup example		
GPIO	PA [0]	Core [0] LED control
GPIO	PA [1]	Core [1] LED control
GPIO	PA [2]	Core [2] LED control
PIT 0	Channel [0]	Core [0] periodic interrupt
PIT 0	Channel [1]	Core [1] periodic interrupt
PIT 0	Channel [2]	Core [2] periodic interrupt

Tab. 1. HW resources

**NOTE**

For correct behavior, the example expects interconnection of pin PE[9] and PD[5] on the SPC57xxMB evaluation board.

## 3. Example overview

The example shows both parts of the communication, sending and receiving a DSPI data. The DSPI module receives the transmitted data via the loopback on the EVB board and checks received data with transmitted ones.

### 3.1. System Description

The figure below shows the system view of the example:




Fig. 1. System block diagram

The peripheral code runs on a single core. Other cores run the default functionality defined by `SPC5xx_c_startup`.

The PIT timer periodically triggers DSPI data transmission. The send routine increments data values after each successful transmit. Each DSPI data transmission toggles GPIO PA[2] to enable a visualization of the transmit event if the pin is connected to the LED jumper on the EVB.

The sent SPI data are received back via the externally wired loopback. Correct reception triggers the interrupt service routine comparing the sent data with received ones. If the data are equal, the routine stores the data into the global variable `g_dspi_ReceivedData`.

The timer module (PIT) is part of the BSP low-level driver.

## 3.2. Application Flow

The UC\_CORE\_IOP core is responsible for the DSPI communication.




Fig. 2. Simplified individual core execution flow

## 3.3. Interrupt Handling

Implemented interrupt handling uses low-level BSP functions, for example to register each interrupt service routine (`bsp_isr_RegisterHandler`).

The DSPI initialization function assigns the `DSPI_0 Rx FIFO drain request flag` interrupt vector and sets the interrupt vector priority.

Code 1. `/app/dspi.c`

```
bsp_isr_RegisterHandler(UC_DSPI0_ISR_RFDF, 4, DspiIsrHandler);
```

The example uses the SW interrupt mode.

## 3.4. DSPI module configuration

The DSPI configuration sets these parameters:

- DSPI in master mode
- TX/RX FIFO not used
- DSPI use SPI protocol
- Continuous clock mode disabled
- $f_{\text{DSPI}} = 100\text{MHz}$

Parameter	Value
Baud rate	1.04Mb
Frame size	16-bit
Clock polarity	The inactive state value of SCK is low.
Chip select	PCS0
Chipset active state	The inactive state of PCS0 is high.
Data order	Data is transferred MSB first.

Tab. 2. Transfer attributes

for more details see `dspi_Init` function snippet below.

**Code 2. /app/dspi.c**

```
1 void dspi_Init(void)
2 {
3 ...
4
5     /* Configure DSPI0 */
6     DSPI_0.MCR.B.MDIS = 0x0;           /* Enable DSPI clocks.*/
7     DSPI_0.MCR.B.MSTR = 0x1;          /* Set DSPI0 as a master */
8     DSPI_0.MCR.B.CONT_SCKE = 0x0;     /* Disable continuous clock */
9     DSPI_0.MCR.B.PCSIS0 = 0x1;        /* Inactive state of CS = 1 */
10    DSPI_0.MCR.B.DCONF = 0x0;         /* Set SPI mode*/
11    DSPI_0.MCR.B.DIS_TXF = 0x1;       /* Disable TX FIFO */
12    DSPI_0.MCR.B.DIS_RXF = 0x1;       /* Disable RX FIFO */
13    DSPI_0.CTAR0.B.FMSZ = DSPI_CTAR_FMSZ; /* Frame size */
14    DSPI_0.CTAR0.B.PBR = DSPI_CTAR_PBR; /* Baud Rate Prescaler */
15    DSPI_0.CTAR0.B.BR = DSPI_CTAR_BR; /* Baud Rate Scaler */
16    DSPI_0.CTAR0.B.DBDR = DSPI_CTAR_DBDR; /* Double Baud Rate */
17    DSPI_0.CTAR0.B.PCSSCK = 0x3;      /* PSC to SCK Prescaler set to 7 */
18    DSPI_0.CTAR0.B.DT = 0x8;          /* Delay after transfer */
19
20    DSPI_0.RSER.B.RFDF_RE = 1;        /* Enable interrupt reqs */
21
22    DSPI_0.SR.B.RFDF = 0x1;          /* Clear flag */
23    DSPI_0.MCR.B.HALT = 0x0;         /* Start transmit/receive */
24
25 ...
26 }
```

## 4. Example Import & Build

Follow these steps to import an example project to the HighTec IDE environment:

1. From menu **File → Import → General** choose an option **Existing Projects into Workspace**
2. Browse for your project location
3. Select project
4. Leave the **copy to the workspace** option empty
5. Click Finish

Activate the project from menu **Project → Set Active Project**.

Build the project from the menu **Project → Build Project**.

The output binary file is located under the `_irom_build` folder.

## Appendix A: Document References

- [1] "SPC5x c-startup - 'C' run-time initialization", HighTec EDV Systeme GmbH, 2018
- [2] "SPC5x c-startup - Linker file template", HighTec EDV Systeme GmbH, 2018
- [3] "SPC5x c-startup - Hardware Abstraction Layer", HighTec EDV Systeme GmbH, 2018

## Appendix B: Release Notes

Version	Date	Changes to the previous version
1.0	December 2017	Initial version
2.0	March 2018	Update BSP to c-startup version V2.1 Example functionality alignment to other SPC derivatives Document update



HighTec EDV-Systeme GmbH  
Feldmannstrasse 98, D-66119 Saarbrücken  
[info@hightec-rt.com](mailto:info@hightec-rt.com)  
+49-681-92613-16  
[www.hightec-rt.com](http://www.hightec-rt.com)